True story from an AXI interconnect project. We had a well-verified slave. 500k+ simulation cycles.

Source: [Dev.to](https://dev.to/mritunjay_biharisingh/i-once-found-a-silicon-bug-in-a-protocol-spec-not-in-the-rtl-1aid)

Sponsored